

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
29 August 2002 (29.08.2002)

PCT

(10) International Publication Number
WO 02/067326 A2

(51) International Patent Classification⁷: **H01L 23/552**,
23/522, 23/498

(21) International Application Number: PCT/US02/04193

(22) International Filing Date: 13 February 2002 (13.02.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/785,620 16 February 2001 (16.02.2001) US

(71) Applicant: **ASHVATTHA SEMICONDUCTOR, INC.**
[US/US]; 9591 Waples Street, San Diego, CA 92121 (US).

(72) Inventors: **SRIDHARAN, Guruswami, M.**; 2135 N.
Walnut Creek Ct., Jacksonville, FL 32246 (US). **SRIDHA-
RAN, Kartik, M.**; 2135 N. Walnut Creek Ct., Jacksonville,
FL 32246 (US).

(74) Agent: **ZIEBERT, JOSEPH, N.**; Foley & Lardner, 777
E. Wisconsin Avenue, 33rd Floor, Milwaukee, WI 53202-
5367 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN,
YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

Published:

— without international search report and to be republished
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT DIE HAVING AN INTERFERENCE SHIELD



(57) Abstract: A package for housing a device (e.g., an integrated circuit chip or die) includes a Faraday cage. The Faraday cage is at least partially formed in the integrated circuit die. The die includes conductive vias and solder balls surrounding a circuit. The package can be a ball grid array (BGA) package or flip chip package. The package substrate can include a ground plane.

WO 02/067326 A2

INTEGRATED CIRCUIT DIE HAVING AN INTERFERENCE SHIELD

FIELD OF THE INVENTION

[0001] The present specification relates generally to integrated circuits (ICs) and packages for integrated circuits. More specifically, the present specification relates to integrated circuits having improved electromagnetic shielding properties.

BACKGROUND OF THE INVENTION

[0002] Integrated circuit packages generally contain integrated circuit chips or die-containing densely packed circuits. Large numbers of electronic circuits placed in close proximity on an integrated circuit die can cause electromagnetic interference. It is desirable to prevent circuits within an integrated circuit from dispersing energy into adjacent cells or circuits.

[0003] One system or circuit can radiate energy into another system or circuit and disrupt the functionality or operation of the other circuit. Radiation or other energy can be disbursed by substrate coupling, through common ground, or through common power supplies. The energy can induce spurious signals in neighboring circuits or even prevent the operation of other circuit components.

[0004] The interference problem is a particular problem at high frequencies (HF) and radio frequencies (RF). Electromagnetic interference between circuits on an integrated circuit can also be a problem at lower frequencies.

[0005] Heretofore, electromagnetic interference between circuitry has been prevented by limiting the number of systems or circuits on a chip. Each chip is generally associated with a single circuit that is a source or is sensitive to electromagnetic radiation. Each chip is packaged and that package can be externally shielded, such as, in a Faraday cage.

[0006] Limiting the number of circuits on the chip increases costs of the entire system because the system must employ more chips. In addition,

the use of individual Faraday cages for each package increases the cost of the system. Shielding the chip also increases manufacturing and assembly costs. Further, the entire size of the system is increased by the increased number of packaged chips and the external Faraday shielding.

[0007] An example of conventional electromagnetic shielding techniques is disclosed in U.S. Patent No. 5,986,340 which describes a ball grid array (BGA) package. The package includes an external Faraday cage formed around the integrated circuit die. The external Faraday cage is comprised of a heat sink surrounding the integrated circuit die and a metal plate on an upper peripheral surface of the heat sink.

[0008] U.S. Patent No. 5,986,340 is similar to U.S. Patent No. 5,955,789 and discloses a plastic ball grid array (BGA) electronic package in a cavity down configuration. The package includes an active element mounted on a package substrate and is for use in HF applications. An external Faraday cage is realized to protect the active element from external HF interferences. A row of solder balls connected in a zig-zag fashion on a bottom of the package substrate and plated-through holes through the package substrate form lateral sides of the external Faraday cage. The top side of the external Faraday cage is formed of a metal cap and the bottom side of the external Faraday cage is formed by a ground plane of the main board. The package in U.S. Patent No. 5,955,789 does not provide shielding within the integrated circuit (IC) die.

[0009] Accordingly, there is a need for a package system that includes an integrated Faraday cage. Further, there is a need for a Faraday cage which utilizes internal chip structures. Further still, there is a need for a die for use with a flip chip package that includes a low-cost electromagnetic shield. Yet further, there is a need for a chip with electromagnetic interference protection that is conducive to advanced packaging systems, such as, BGA and flip chip packages.

SUMMARY OF THE INVENTION

[0010] An exemplary embodiment relates to an integrated circuit package. The integrated circuit package includes an integrated circuit and a

package substrate. The integrated circuit includes a first circuit and at least one second circuit. The first circuit is surrounded on lateral sides by a plurality of conductive vias. The package substrate has a ground plane. The conductive vias and the ground plane protect the second circuit from electromagnetic interference.

[0011] Another exemplary embodiment relates to an integrated circuit for mounting onto a flip chip package. The integrated circuit includes a semiconductor substrate, a plurality of metal layers, and a plurality of conductive vias. A first circuit is within a perimeter defined by the conductive vias and a second circuit is disposed outside the perimeter. The conductive vias provide electromagnetic shielding.

[0012] Still another embodiment relates to a method of providing a Faraday cage for an integrated circuit die contained in a package. The method includes providing conductive vias about a periphery of a circuit in the integrated circuit die, and mounting the integrated circuit die on a package substrate. The conductive vias are electrically coupled to a conductive plane of the package substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0013] The invention will become more fully understood from the following detailed description, taken in conjunction with the accompanying drawings, wherein like reference numerals refer to like parts, and in which:

[0014] FIGURE 1 is a schematic general block diagram perspective view of an integrated circuit die according to an exemplary embodiment;

[0015] FIGURE 2 is a schematic general block diagram bottom planar view of the integrated circuit die illustrated in FIGURE 1;

[0016] FIGURE 3 is schematic general block diagram cross-sectional view of the integrated circuit die illustrated in FIGURE 2 about line 3-3;

[0017] FIGURE 4 is a schematic general block diagram cross-sectional view of the integrated circuit package illustrated in FIGURE 3 mounted on a package substrate in accordance with an alternative embodiment;

[0018] FIGURE 5 is a schematic general block diagram showing side walls of a Faraday cage associated with the integrated circuit die illustrated in FIGURE 3;

[0019] FIGURE 6 is a schematic general block diagram of a Faraday cage showing a floor for the integrated circuit die illustrated in FIGURE 3;

[0020] FIGURE 7 is a schematic general block diagram showing a ceiling of a Faraday cage for the integrated circuit die illustrated in FIGURE 3;

[0021] FIGURE 8 is a schematic general block diagram cross-sectional view of an integrated circuit die attached to a package substrate and covered by a lid in accordance with still another exemplary embodiment; and

[0022] FIGURE 9 is a schematic general block diagram bottom planar view of an integrated circuit die similar to the integrated circuit die illustrated in FIGURE 2 including a double row of conductive vias in accordance with still another alternative embodiment.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0023] With reference to FIGURE 1, an integrated circuit chip or die 20 includes a circuit 22 protected by an internal Faraday cage or electromagnetic shielding. Circuit 22 is advantageously protected monolithically within die 20 without the high costs and assembly problems associated with external Faraday cages. Circuit 22 is preferably physically separate from other circuits located on portions 24 of die 20.

[0024] Circuits located on other portions 24 of die 20 can be electrically connected with circuit 22. However, circuit 22 and circuits on other portions 24 of die 20 are protected from interference by internal Faraday cage or shielding 25 (FIGURE 2). Shielding 25 can be manifested by integral components of die 20, such as, conductive vias, solder balls, and layers. Shielding 25 may include holes or gaps. Preferably, structures with holes or gaps can provide adequate shielding because the dimension of those holes or gaps is significantly smaller than the wavelengths associated with the electromagnetic radiation.

[0025] Circuit 22 can be any type of circuit. Preferably, circuit 22 can include one or more components, such as, resistor 26, capacitor 28, inductor 30, and transistor 32. Preferably, transistor 32 is located on a side 33 associated with a semiconductor substrate or thin film of die 20, and inductor 30 is located in a metal layer associated with a top side 31 of integrated circuit die 20. For example, inductor 30 can be located on a top-most metal level.

[0026] Die 20 can be an integrated circuit formed of conventional elements formed by conventional IC fabrication processes and tools. Die 20 can include a number of layers of metal (i.e., 4 or more) disposed above a semiconductor substrate, as discussed in detail below with respect to FIGURE 3. Exemplary structures for die 20 are BICMOS IC structures, CMOS IC structures, or bipolar IC structures.

[0027] Circuit 22 can provide various functionality and can include any number of components. For example, circuit 22 can be an oscillator operating in low frequency to high frequency range. The oscillator can be an oscillator including resistors, an inductor, and a capacitor. Similarly, other circuits located in portions 24 of integrated circuit die 20 can have various functionalities. The other circuits can be oscillators, logic circuits, drivers, memory circuits, clock circuitry, or other devices.

[0028] Circuit 22, circuits located on portions 24, and components on die 20 are not described in a limiting fashion. Various types of circuits and functionality can be achieved on integrated circuit die 20 without departing from the scope of the invention.

[0029] With reference to FIGURES 1-3, integrated circuit die 20 includes a Faraday cage or shield 25 having a perimeter 50 surrounding circuit 22. Integrated circuit die 20 includes a semiconductor substrate 68 (FIGURE 3) and conductive layers 70. Generally, layers 70 can be comprised of conductive metal layers 72, 74, 76 and 78. A dielectric layer 80 can be provided between each of conductive layers 72, 74, 76 and 78.

[0030] Layers 72, 74, and 76 can be approximately 0.5 microns thick. Layer 78 can be 3 microns thick. The spacing between layers 72, 74,

and 76 can be approximately 1 micron. The spacing between layers 76 and 78 can be approximately 2-3 microns.

[0031] Layers 72, 74, 76, and 78 include conductive lines arranged in various configurations. Layers 72, 74, 76, and 78 can be conventional metal layers (Al, Cu, and other alloys) patterned according to a conventional process. The FIGURES and the description are not intended to limit the disclosure to any particular number or configuration of conductive lines.

[0032] Conductive contacts or vias 62 are preferably provided through all of layers 72, 74, 76, 78 and 80 to provide electromagnetic interference protection for circuit 22. Vias 62 are shown in FIGURE 3 as aligned vertically with respect to each other. However, vias 62 can be staggered and still achieve an advantageous shielding or isolation functionality for circuit 22. For example, vias 62 can include polysilicon, tungsten, and aluminum and can be formed in an etch and fill process. Vias 62 can be conventional interconnects formed in a conventional process. Vias 62 preferably define periphery 50 of shielding 25 about circuit 22 and extend from a polysilicon layer 84 to layer 78.

[0033] Polysilicon layer 84 is disposed between conductive layers 70 and semiconductor substrate 68. Polysilicon layer 84 can be patterned according to various arrangements. Dielectric layers 86 insulate layer 84 from metal layers 70 and semiconductor substrate 68.

[0034] Polysilicon layer 84 can be a conventional doped polysilicon material (either N-type or P-type). Preferably, portions of layer 84 are doped N-type and P-type according to design considerations. Layer 84 is coupled to substrate 68 by substrate contacts 88. Substrate contacts 88 extend through dielectric layer 86 and can be similar to conductive vias 62 described above. Layer 84 includes a center portion 90 coupled to substrate 68 by contacts 88. Other portions of layer 84 can be coupled to substrate 68 by other contacts.

[0035] Resistor 26 (FIGURES 1 and 2) is preferably located in substrate 68 or in layer 84 of circuit 22. Capacitors 28 are preferably located in substrate 68 or conductive layers 70 of circuit 22. Inductor 30 is preferably

located in conductive layers 70 of circuit 22, and transistor 32 is located in substrate 68 of circuit 22.

[0036] A bottom most conductive layer (e.g., layer 78) can include a center portion 94. Inductor 30 can be fabricated within portion 94. Alternatively, inductor 30 can be located on a single lower metal layers, such as, metal layers 72, 74, or 76 or on a combination of layers 72, 74, 76, and 78.

[0037] Center portion 94 is preferably isolated, and electromagnetically shielded from portions 24 of die 20 by conductive layers 70, conductive vias 62, and center portion 90 of polysilicon layer 84. Alternatively, polysilicon layer 84 can be eliminated. Generally, the structure without portion 90 of polysilicon layer 84 can still provide sufficient shielding if dimensions are kept below the wavelength of the electromagnetic radiation. In another alternative, a center portion of one of conductive layers 70 (e.g., layer 72) can serve to provide shielding above center portion 94 of layer 78.

[0038] Solder balls 64 can be provided on an opposite end of die 20 than substrate 68 (end 31). Solder balls 64 are coupled (electrically and physically) to layer 78 and are grounded. Solder balls 64 are electrically coupled to vias 62.

[0039] Circuit 22 can include an input/output 52 (FIGURE 2) provided through shielding 25 (through a gap in the Faraday cage). In one embodiment, circuit 22 includes an input/output 52 on one side 53 and an input/output 54 on an opposing side 55. Input/outputs 52 and 54 are provided through Faraday cage 25 (between vias 62).

[0040] According to one embodiment, vias 62 and contacts 68 are cylindrical (e.g., rectangular or circular). Vias 62 can be arranged in clusters and act as columns for shield 25. Vias 62 can be spaced apart from each other by a few microns to 100s of microns. Contacts 68 can be similarly spaced apart.

[0041] Vias 62 spaced apart by 100 microns can shield frequencies well into multi-gigahertz range. The spacing can be even greater for lower frequencies. Spacing between vias 62 can be determined by solder ball 64 size requirements for the flip-chip arrangement of die 20.

[0042] In another alternative embodiment vias 62 and contacts 68 are a continuous trench along periphery 50. Layers 70 include a conductive line following periphery 50 in this embodiment. According to this alternative, gaps can be provided in at least one of layers 70 for input/output 52 and input/output 54.

[0043] In a preferred embodiment, shielding 25 is grounded and provides a ground signal to circuit 22 via a conductor 56. Shielding 25 preferably comprises conductive vias 62 and solder balls 64. Conductive vias 62 are preferably attached to solder balls 64 on layer 78 of die 20. Contacts and other vias can be used to accommodate the attachment of solder balls 64 to surface 66.

[0044] Substrate 68 can be any type of substrate including a silicon-on-insulator substrate, a semiconductor substrate, a gallium arsenide (GaAs) substrate, a germanium (Ge) substrate, a thin film, or other device upon which circuit 22 can be fabricated. Preferably, substrate 68 is a lightly doped P-type substrate.

[0045] With reference to FIGURE 4, integrated circuit die 20 is shown coupled to an integrated circuit package substrate 100, thereby forming a package 90. Integrated circuit die 20 is preferably attached in a flip chip configuration.

[0046] Package substrate 100 can be a plastic substrate, a PCB board substrate, a ceramic substrate, or any material for receiving die 20. Package substrate 100 includes a conductive layer or two or more conductive layers. In FIGURE 4, package substrate 100 includes four conductive layers: layer 102, 104, 106, and 108. Preferably, layer 102 includes contacts for receiving solder balls 64.

[0047] In one embodiment, layer 102 includes a conductive plane 112 electric coupleable to solder balls 64. Conductive plane 112 associated with layer 102 provides a bottom for the Faraday cage or shield 25. Conductive plane 112 preferably has an area corresponding with periphery 50 (FIGURE 2) of shield 25. Although conductive plane 112 is shown in layer 102, any of layers 104, 106, or 108 can be utilized for the conductive plane.

[0048] Package 90 also includes solder balls 114 for coupling other circuitry on portion 24 (FIGURE 1) of die 20 to package substrate 100. Various contact and via arrangements can be utilized to provide interconnections to substrate 100. Substrate 100 can also include a set of pins or solder balls 116 for coupling package substrate 100 to a printed circuit board or other module.

[0049] Die 20 can also include a cover layer (not shown) above substrate 68. Preferably, the cover layer is a conductive material for providing electromagnetic protection for substrate 68 of integrated circuit die 20.

[0050] With reference to FIGURE 5, Faraday cage or shield 25 includes lateral walls 124 (indicated by cross hatching in FIGURE 5). Side or lateral walls 124 are formed by conductive vias 62 and solder balls 64 (FIGURE 3). With reference to FIGURE 6, a bottom 126 (indicated by cross hatching) of Faraday cage or shield 25 can be provided by ground plane. The ground plane can be plane 112 of layer 102 of package substrate 100. Alternatively, one of conductive layers 70 (e.g., layer 78) can provide the ground plane. Alternatively, an additional metal layer can be provide below layer 78 to provide the ground plane on integrated circuit die 20.

[0051] With reference to FIGURE 7, a ceiling or top surface 128 (indicated by cross hatching) of Faraday cage or shield 25 can be provided by layer 84 (FIGURE 3). Alternatively, a doped region within substrate 20 or a conductive layer above substrate 20 can be utilized.

[0052] With reference to FIGURE 8, a package 190 similar to package 90 includes integrated circuit die 20 on a package substrate 100. Package 190 can include a lid 132 surrounding die 20. Lid 132 can be conductive and coupled to ground. Package substrate 100 can include pins or solder balls 136 for coupling to a printed wire circuit board 134. Alternatively, package 190 can be connected as a module, such as, a multi-chip module or other device for allowing die 20 to be coupled within a system.

[0053] With reference to FIGURE 9, lateral walls 124 associated with Faraday cage or shield 25 (FIGURE 5) can be comprised of a double layer of solder balls and conductive vias 150. The double layer is preferably

configured so that a space between vias in an interior periphery 152 is covered by vias and solder balls on an outside periphery 154.

[0054] While the embodiments illustrated in the FIGURES and described above are presently preferred, it should be understood that these embodiments are offered by way of example only. For example, alternative materials and electrical contact configurations are contemplated as further examples of embodiments suitable to address the thermal expansion, miniaturization, corrosion and other design considerations addressed by the embodiments disclosed. Further, the sizes and shapes of conductive vias, plated through-holes, conductive lines, and other elements are not shown in a limiting fashion. The invention is not limited to a particular embodiment, but extends to various modifications that nevertheless fall within the scope of the appended claims.

WHAT IS CLAIMED IS:

1. An integrated circuit package, comprising:
an integrated circuit including a first circuit, and at least one second circuit, the first circuit being surrounded on lateral sides by a plurality of conductive vias; and
a package substrate having a ground plane, whereby the conductive vias and ground plane protect the second circuit from electromagnetic interference from the first circuit.
2. The integrated circuit package of claim 1, wherein the conductive vias are electrically coupled to the ground plane.
3. The integrated circuit package of claim 2, wherein the conductive vias are coupled to the ground plane by solder balls.
4. The integrated circuit package of claim 1, wherein the package substrate is a ball grid array substrate.
5. The integrated circuit package of claim 1, further comprising:
a conductive cover above the integrated circuit.
6. The integrated circuit package of claim 1, wherein the integrated circuit includes a plurality of metal layers and wherein the vias extend through all of the metal layers.
7. The integrated circuit package of claim 6, wherein the integrated circuit further includes a semiconductor substrate above the metal layers, wherein the semiconductor substrate is on a top end and the metal layers are on a bottom end, the bottom end being adjacent the package substrate.
8. The integrated circuit package of claim 1, wherein the first circuit is an oscillator.

1 9. The integrated circuit package of claim 6, wherein the first circuit
2 includes an inductor disposed in one of the metal layers, the one metal layer
3 being a metal layer farthest from the semiconductor substrate.

1 10. An integrated circuit for mounting onto a flip chip package, the
2 integrated circuit comprising:
3 a semiconductor substrate;
4 a plurality of metal layers; and
5 a plurality of conductive vias, wherein a first circuit is within a
6 perimeter defined by the conductive vias and a second circuit is disposed
7 outside of the perimeter, whereby the conductive vias provide electromagnetic
8 shielding.

1 11. The integrated circuit of claim 10, wherein the flip chip package is
2 a ball grid array substrate having a ground plane extending at least over an area
3 within the perimeter.

1 12. The integrated circuit of claim 10, wherein the metal layers include
2 an inductor.

1 13. The integrated circuit of claim 12, wherein the semiconductor
2 substrate includes a transistor.

1 14. The integrated circuit of claim 13, wherein the first circuit includes
2 an oscillator.

1 15. The integrated circuit of claim 13, wherein the oscillator operates in
2 a wide frequency range.

1 16. A method of providing a Faraday cage for an integrated circuit die
2 contained in a package, the method comprising:

3 providing conductive vias about a periphery of a circuit in the
4 integrated circuit die; and

5 mounting the integrated circuit die on a package substrate, the
6 conductive vias being electrically coupled to a conductive plane of the package
7 substrate.

1 17. The method of claim 16, wherein the conductive plane is a ground
2 plane.

1 18. The method of claim 16, wherein the integrated circuit die includes
2 metal layers of the substrate, the vias being disposed through the metal layers.

1 19. The method of claim 18, wherein the circuit is coupled to at least
2 one other circuit on the circuit die, the at least one other circuit being located
3 outside the periphery.

1 20. The method of claim 16, wherein the circuit includes an oscillator.




Figure 1




Figure 2




FIGURE 3




FIGURE 4




FIGURE 7




FIGURE 5




FIGURE 6




FIGURE 8




Figure 9

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
29 August 2002 (29.08.2002)

PCT

(10) International Publication Number
WO 02/067326 A3

(51) International Patent Classification⁷: H01L 23/552, 23/522, 23/498

(21) International Application Number: PCT/US02/04193

(22) International Filing Date: 13 February 2002 (13.02.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/785,620 16 February 2001 (16.02.2001) US

(71) Applicant: ASHVATTHA SEMICONDUCTOR, INC.
[US/US]; 9591 Waples Street, San Diego, CA 92121 (US).

(72) Inventors: SRIDHARAN, Guruswami, M.; 2135 N. Walnut Creek Ct., Jacksonville, FL 32246 (US). SRIDHARAN, Kartik, M.; 2135 N. Walnut Creek Ct., Jacksonville, FL 32246 (US).

(74) Agent: ZIEBERT, JOSEPH, N.; Foley & Lardner, 777 E. Wisconsin Avenue, 33rd Floor, Milwaukee, WI 53202-5367 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— with international search report

(88) Date of publication of the international search report:
18 December 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INTEGRATED CIRCUIT DIE HAVING AN ELECTROMAGNETIC INTERFERENCE SHIELD



(57) Abstract: A package for housing a device (e.g., an integrated circuit chip or die) includes a Faraday cage. The Faraday cage is at least partially formed in the integrated circuit die. The die includes conductive vias and solder balls surrounding a circuit. The package can be a ball grid array (BGA) package or flip chip package. The package substrate can include a ground plane.

WO 02/067326 A3

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 02/04193

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L23/552 H01L23/522 H01L23/498

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 130 483 A (KONNO MITSUO ET AL) 10 October 2000 (2000-10-10)	16, 17
Y	column 8, line 1 - line 25 column 17, line 11 - line 37 column 18, line 25 - line 37 figures 18, 23A	1-15, 18-20
Y	--- WO 97 35344 A (ERICSSON TELEFON AB L M ; JARSTAD TOMAS (SE); NORSTROEM HANS (SE)) 25 September 1997 (1997-09-25) column 4, line 27 - column 5, line 12 column 7, line 10 - line 17 figure 2 --- -/--	1-15, 18-20



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search

28 May 2003

Date of mailing of the international search report

05/06/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5618 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Ahlstedt, M

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 02/04193

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 256 590 A (INOUE AKIRA) 26 October 1993 (1993-10-26) page 1, line 8 - line 14 page 2, line 13 - line 24 page 6, line 24 - line 29; figure 5 -----	1-20

INTERNATIONAL SEARCH REPORT
information on patent family members

International Application No
PCT/US 02/04193

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6130483	A	10-10-2000	JP	10308478 A	17-11-1998
WO 9735344	A	25-09-1997	AU	2187397 A	10-10-1997
			CA	2248141 A1	25-09-1997
			CN	1218576 A	02-06-1999
			EP	0888636 A1	07-01-1999
			JP	2000507045 T	06-06-2000
			SE	9601119 A	23-09-1997
			WO	9735344 A1	25-09-1997
			US	6472723 B1	29-10-2002
US 5256590	A	26-10-1993	JP	3165058 A	17-07-1991
			GB	2238911 A ,B	12-06-1991
			US	5151770 A	29-09-1992